二手 TERADYNE / EAGLE ETS 364 #9027188 待售
看起来这件物品已经卖了。检查下面的类似产品或与我们联系,我们经验丰富的团队将为您找到它。
单击可缩放
已售出
ID: 9027188
Tester
ESMO manipulator
Primary Digital Card Cage
1 THIB-PRI
2 QTMU 0-3
3
4
5 CBIT-64
6 MCU
7 ISO-COM 64
8
9
10
11
12
13
14
Primary FR Chassis
0 SPU-100
1
2 APU-12 96-107
3 0-7
4 APU-12 36-47
5
6 APU-12 72-83
7
8 SPU-100
9
10 APU-12 84-95
11
12 APU-12 24-35
13
14 APU-12 12-23
15
16 QMS 0-1
17 QMS 2-3
18 QMS 4-5
19 QMS 6-7
20 SPU-100
21
22 SPU-100
23
24 SPU-100
25
26 APU-12 108-119 48-55
27
28 APU-12 60-71 56-63
29
30 APU-12 48-59
31
32 SPU-100
33
34 APU-12 0-11
35
36
37
38
39
`Test head address \0xD000
//////////////////////////////////////////////////////////////////////////////
// Valid Test Head Types: //
// 500D, 564, 300, 200, BT2000, 600, 364 //
//////////////////////////////////////////////////////////////////////////////
Test head type: \364
Tester Maximum Voltage \maxv \1000
//////////////////////////////////////////////////////////////////////////////
//NOTE: //
// All examples use the forward slash '/' instead of the other slash. //
// This is so that backward compatibility is maintained. //
// //
// If you copy the example, please change the forward slash '/' to the //
// other slash. //
// //
//////////////////////////////////////////////////////////////////////////////
// //
// Iso-comm Position Mapping Syntax: //
// //
// Place the logical position number of the floating resource in the //
// 'pos' field of the line corresponding to the actual Iso-comm channel. //
// If a line is missing or the 'pos' field is left blank, the position //
// defaults to direct mapping. //
// //
// Example: //
// //
// Iso-comm Channel #0 /icom0 /pos<num> //
// //
// where: <num> is the logical icom position, 0 to 255 //
// //
//////////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////////
// //
// Primary Isocomm Card Cage... //
// //
//////////////////////////////////////////////////////////////////////////////
Iso-comm Channel #0 \icom0 \pos82
Iso-comm Channel #1 \icom1 \pos87
Iso-comm Channel #2 \icom2 \pos0
Iso-comm Channel #3 \icom3 \pos1
Iso-comm Channel #4 \icom4 \pos4
Iso-comm Channel #5 \icom5 \pos5
Iso-comm Channel #6 \icom6 \pos8
Iso-comm Channel #7 \icom7 \pos9
Iso-comm Channel #8 \icom8 \pos2
Iso-comm Channel #9 \icom9 \pos3
Iso-comm Channel #10 \icom10 \pos6
Iso-comm Channel #11 \icom11 \pos7
Iso-comm Channel #12 \icom12 \pos10
Iso-comm Channel #13 \icom13 \pos11
Iso-comm Channel #14 \icom14 \pos14
Iso-comm Channel #15 \icom15 \pos15
Iso-comm Channel #16 \icom16 \pos12
Iso-comm Channel #17 \icom17 \pos13
Iso-comm Channel #18 \icom18 \pos16
Iso-comm Channel #19 \icom19 \pos17
Iso-comm Channel #20 \icom20 \pos20
Iso-comm Channel #21 \icom21 \pos21
Iso-comm Channel #22 \icom22 \pos24
Iso-comm Channel #23 \icom23 \pos25
Iso-comm Channel #24 \icom24 \pos88
Iso-comm Channel #25 \icom25 \pos89
Iso-comm Channel #26 \icom26 \pos90
Iso-comm Channel #27 \icom27 \pos91
Iso-comm Channel #28 \icom28 \pos18
Iso-comm Channel #29 \icom29 \pos19
Iso-comm Channel #30 \icom30 \pos22
Iso-comm Channel #31 \icom31 \pos23
// Next 16 positions are used by 64-channel ISO-COMM boards.
Iso-comm Channel #32 \icom32 \pos96
Iso-comm Channel #33 \icom33 \pos97
Iso-comm Channel #34 \icom34 \pos98
Iso-comm Channel #35 \icom35 \pos99
Iso-comm Channel #36 \icom36 \pos100
Iso-comm Channel #37 \icom37 \pos101
Iso-comm Channel #38 \icom38 \pos102
Iso-comm Channel #39 \icom39 \pos103
Iso-comm Channel #40 \icom40 \pos104
Iso-comm Channel #41 \icom41 \pos105
Iso-comm Channel #42 \icom42 \pos106
Iso-comm Channel #43 \icom43 \pos107
Iso-comm Channel #44 \icom44 \pos108
Iso-comm Channel #45 \icom45 \pos109
Iso-comm Channel #46 \icom46 \pos110
Iso-comm Channel #47 \icom47 \pos111
Iso-comm Channel #48 \icom48 \pos28
Iso-comm Channel #49 \icom49 \pos29
Iso-comm Channel #50 \icom50 \pos32
Iso-comm Channel #51 \icom51 \pos33
Iso-comm Channel #52 \icom52 \pos36
Iso-comm Channel #53 \icom53 \pos37
Iso-comm Channel #54 \icom54 \pos80
Iso-comm Channel #55 \icom55 \pos81
Iso-comm Channel #56 \icom56 \pos26
Iso-comm Channel #57 \icom57 \pos27
Iso-comm Channel #58 \icom58 \pos30
Iso-comm Channel #59 \icom59 \pos31
Iso-comm Channel #60 \icom60 \pos34
Iso-comm Channel #61 \icom61 \pos35
Iso-comm Channel #62 \icom62 \pos38
Iso-comm Channel #63 \icom63 \pos39
//////////////////////////////////////////////////////////////////////////////
// //
// APU Pin mapping syntax: //
// //
// Place the logical (mapped) iso-comm position number of the APUin the //
// 'pos' field of the line corresponding to the pin numbers which that //
// APU board represents. If a line is missing or the 'pos' field is left //
// blank, auto-pin assignments will occur for each APU present. //
// //
// Example: //
// //
// APU Pin Numbers 0-7 /apu0 /pos<num> //
// //
// where: <num> is the logical icom position, 0 to 255 //
// //
//////////////////////////////////////////////////////////////////////////////
APU Pin Numbers 0-7 \apu0 \
APU Pin Numbers 8-15 \apu8 \
APU Pin Numbers 16-23 \apu16 \
APU Pin Numbers 24-31 \apu24 \
APU Pin Numbers 32-39 \apu32 \
APU Pin Numbers 40-47 \apu40 \
APU Pin Numbers 48-55 \apu48 \
APU Pin Numbers 56-63 \apu56 \
APU Pin Numbers 64-71 \apu64 \
APU Pin Numbers 72-79 \apu72 \
APU Pin Numbers 80-87 \apu80 \
APU Pin Numbers 88-95 \apu88 \
APU Pin Numbers 96-103 \apu96 \
APU Pin Numbers 104-111 \apu104 \
APU Pin Numbers 112-119 \apu112 \
APU Pin Numbers 120-127 \apu120 \
APU Pin Numbers 128-135 \apu128 \
APU Pin Numbers 136-143 \apu136 \
APU Pin Numbers 144-151 \apu144 \
APU Pin Numbers 152-159 \apu152 \
APU Pin Numbers 160-167 \apu160 \
APU Pin Numbers 168-175 \apu168 \
APU Pin Numbers 176-183 \apu176 \
APU Pin Numbers 184-191 \apu184 \
APU Pin Numbers 192-199 \apu192 \
APU Pin Numbers 200-207 \apu200 \
APU Pin Numbers 208-215 \apu208 \
APU Pin Numbers 216-223 \apu216 \
APU Pin Numbers 224-231 \apu224 \
APU Pin Numbers 232-239 \apu232 \
APU Pin Numbers 240-247 \apu240 \
APU Pin Numbers 248-255 \apu248 \
//////////////////////////////////////////////////////////////////////////////
// //
// APU-12 Pin mapping syntax: //
// //
// Place the logical(mapped) odd iso-comm position number of the APU-12 in//
// the 'pos' field of the line corresponding to the pin numbers which that//
// APU-12 board represents. If a line is missing or the 'pos' field is //
// left blank, auto-pin assignments will occur for each APU-12 present. //
// //
// Example: //
// //
// APU-12 Pin Numbers 0-11 /apu12-pin0 /pos<num> //
// where: <num> is the logical icom position, 0 to 255 //
// //
//////////////////////////////////////////////////////////////////////////////
APU-12 Pin Numbers 0-11 \apu12-pin0 \pos35
APU-12 Pin Numbers 12-23 \apu12-pin12 \pos15
APU-12 Pin Numbers 24-35 \apu12-pin24 \pos13
APU-12 Pin Numbers 36-47 \apu12-pin36 \pos5
APU-12 Pin Numbers 48-59 \apu12-pin48 \pos31
APU-12 Pin Numbers 60-71 \apu12-pin60 \pos29
APU-12 Pin Numbers 72-83 \apu12-pin72 \pos7
APU-12 Pin Numbers 84-95 \apu12-pin84 \pos11
APU-12 Pin Numbers 96-107 \apu12-pin96 \pos3
APU-12 Pin Numbers 108-119 \apu12-pin108 \pos27
APU-12 Pin Numbers 120-131 \apu12-pin120 \
APU-12 Pin Numbers 132-143 \apu12-pin132 \
APU-12 Pin Numbers 144-155 \apu12-pin144 \
APU-12 Pin Numbers 156-167 \apu12-pin156 \
APU-12 Pin Numbers 168-179 \apu12-pin168 \
APU-12 Pin Numbers 180-191 \apu12-pin180 \
APU-12 Pin Numbers 192-203 \apu12-pin192 \
APU-12 Pin Numbers 204-215 \apu12-pin204 \
APU-12 Pin Numbers 216-227 \apu12-pin216 \
APU-12 Pin Numbers 228-239 \apu12-pin228 \
APU-12 Pin Numbers 240-251 \apu12-pin240 \
: : : : :
APU-12 Pin Numbers 468-479 \apu12-pin468 \
//////////////////////////////////////////////////////////////////////////////
// //
// QMS Pin mapping syntax: //
// //
// Place the logical (mapped) iso-comm position number of the QMS in the //
// 'pos' field of the line corresponding to the pin numbers which that QMS //
// icom num represents. If a line is missing or the 'pos' field is left //
// blank, auto-pin assignments will occur for each QMS pin present. //
// //
// Example: //
// //
// QMS Pin Numbers 8-9 /qms8 /pos<num> //
// //
// where: <num> is the logical icom position, 0 to 255 //
// //
//////////////////////////////////////////////////////////////////////////////
QMS Pin Numbers 0-1 \qms0 \pos16
QMS Pin Numbers 2-3 \qms2 \pos17
QMS Pin Numbers 4-5 \qms4 \pos18
QMS Pin Numbers 6-7 \qms6 \pos19
QMS Pin Numbers 8-9 \qms8 \
QMS Pin Numbers 10-11 \qms10 \
QMS Pin Numbers 12-13 \qms12 \
QMS Pin Numbers 14-15 \qms14 \
QMS Pin Numbers 16-17 \qms16 \
QMS Pin Numbers 18-19 \qms18 \
QMS Pin Numbers 20-21 \qms20 \
QMS Pin Numbers 22-23 \qms22 \
QMS Pin Numbers 24-25 \qms24 \
QMS Pin Numbers 26-27 \qms26 \
QMS Pin Numbers 28-29 \qms28 \
QMS Pin Numbers 30-31 \qms30 \
: : : : :
QMS Pin Numbers 124-125 \qms124 \
QMS Pin Numbers 126-127 \qms126 \
//////////////////////////////////////////////////////////////////////////////
// //
// QHSU Pin mapping syntax: //
// //
// Place the logical (mapped) iso-comm position number of the QHSU in the //
// 'pos' field of the line corresponding to the pin numbers which that QHSU//
// icom num represents. If a line is missing or the 'pos' field is left //
// blank, auto-pin assignments will occur for each QHSU pin present. //
// //
// Example: //
// //
// QHSU Pin Numbers 8-9 /qhsu8 /pos<num> //
// //
// where: <num> is the logical icom position, 0 to 255 //
// //
//////////////////////////////////////////////////////////////////////////////
QHSU Pin Numbers 0-1 \qhsu0 \
QHSU Pin Numbers 2-3 \qhsu2 \
QHSU Pin Numbers 4-5 \qhsu4 \
QHSU Pin Numbers 6-7 \qhsu6 \
QHSU Pin Numbers 8-9 \qhsu8 \
QHSU Pin Numbers 10-11 \qhsu10 \
QHSU Pin Numbers 12-13 \qhsu12 \
QHSU Pin Numbers 14-15 \qhsu14 \
QHSU Pin Numbers 16-17 \qhsu16 \
QHSU Pin Numbers 18-19 \qhsu18 \
QHSU Pin Numbers 20-21 \qhsu20 \
QHSU Pin Numbers 22-23 \qhsu22 \
QHSU Pin Numbers 24-25 \qhsu24 \
QHSU Pin Numbers 26-27 \qhsu26 \
QHSU Pin Numbers 28-29 \qhsu28 \
QHSU Pin Numbers 30-31 \qhsu30 \
: : : : : :
: : : : : :
QHSU Pin Numbers 252-253 \qhsu252 \
QHSU Pin Numbers 254-255 \qhsu254 \
//////////////////////////////////////////////////////////////////////////////
// //
// 8x8 Matrix Resource/Channel mapping syntax: //
// //
// Place the logical (mapped) iso-comm position number of the 8x8 Matrix //
// in the 'pos' field of the line corresponding to the Resource/Channel //
// numbers which that 8x8 Matrix board represents. If a line is missing //
// or the 'pos' field is left blank, resource/channel number assignments //
// will occur automatically for each 8x8 Matrix present. //
// //
// Example: //
// //
// Matrix Res/Chan Numbers 0-7 /mat0 /pos<num> //
// //
// where: <num> is the logical icom position, 0 to 255 //
// //
//////////////////////////////////////////////////////////////////////////////
Matrix Res/Chan Numbers 0-7 \mat0 \
Matrix Res/Chan Numbers 8-15 \mat8 \
Matrix Res/Chan Numbers 16-23 \mat16 \
Matrix Res/Chan Numbers 24-31 \mat24 \
Matrix Res/Chan Numbers 32-39 \mat32 \
Matrix Res/Chan Numbers 40-47 \mat40 \
Matrix Res/Chan Numbers 48-55 \mat48 \
Matrix Res/Chan Numbers 56-63 \mat56 \
Matrix Res/Chan Numbers 64-71 \mat64 \
Matrix Res/Chan Numbers 72-79 \mat72 \
Matrix Res/Chan Numbers 80-87 \mat80 \
Matrix Res/Chan Numbers 88-95 \mat88 \
Matrix Res/Chan Numbers 96-103 \mat96 \
Matrix Res/Chan Numbers 104-111 \mat104 \
Matrix Res/Chan Numbers 112-119 \mat112 \
Matrix Res/Chan Numbers 120-127 \mat120 \
Matrix Res/Chan Numbers 128-135 \mat128 \
Matrix Res/Chan Numbers 136-143 \mat136 \
Matrix Res/Chan Numbers 144-151 \mat144 \
Matrix Res/Chan Numbers 152-159 \mat152 \
Matrix Res/Chan Numbers 160-167 \mat160 \
Matrix Res/Chan Numbers 168-175 \mat168 \
Matrix Res/Chan Numbers 176-183 \mat176 \
Matrix Res/Chan Numbers 184-191 \mat184 \
Matrix Res/Chan Numbers 192-199 \mat192 \
Matrix Res/Chan Numbers 200-207 \mat200 \
Matrix Res/Chan Numbers 208-215 \mat208 \
Matrix Res/Chan Numbers 216-223 \mat216 \
Matrix Res/Chan Numbers 224-231 \mat224 \
Matrix Res/Chan Numbers 232-239 \mat232 \
Matrix Res/Chan Numbers 240-247 \mat240 \
Matrix Res/Chan Numbers 248-255 \mat248 \
//////////////////////////////////////////////////////////////////////////////
// //
// Internal Cbit Wiring syntax: //
// //
// Use this section to specify Internal Cbits that are hard wired to a //
// resource and cannot be toggled during diagnostics. Any Internal Cbits //
// specified in this section will be skipped during Cbit diagnostics. //
// The second field can be any user-defined string. //
// If a line is missing or the second field is left blank, the Internal //
// Cbit will be tested normally during diagnostics. //
// //
// Example: //
// //
// Internal Cbit Wiring #0 \icbit0 \RF Cal Board //
// //
//////////////////////////////////////////////////////////////////////////////
Internal Cbit Wiring #0 \icbit0 \
Internal Cbit Wiring #1 \icbit1 \
Internal Cbit Wiring #2 \icbit2 \
: : : : :
Internal Cbit Wiring #31 \icbit31 \
//////////////////////////////////////////////////////////////////////////////
// //
// RF3000 -DOWNCONVERTER to QMS Connection: //
// //
// Place here the QMS pin that connects to the downconverter output //
// //
// Valid qms<pin>'s are: 0 - 127 //
// Example: //
// //
// RF3000 DOWNCONV /rf3dwncnv /qms4 //
// //
//////////////////////////////////////////////////////////////////////////////
RF3000 DOWNCONV \rf3dwncnv \
//////////////////////////////////////////////////////////////////////////////
// //
// DUAL RF3000 -DOWNCONVERTER to QMS Connections: //
// //
// Place here the QMS pin that connects to the downconverter output //
// //
// Valid qms<pin>'s are: 0 - 127 //
// Example: //
// //
// RF3000 DOWNCONV /drf3dwncnv-0 /qms4 //
// RF3000 DOWNCONV /drf3dwncnv-1 /qms5 //
// //
//////////////////////////////////////////////////////////////////////////////
RF3000 DOWNCONV \drf3dwncnv-0 \
RF3000 DOWNCONV \drf3dwncnv-1 \
//////////////////////////////////////////////////////////////////////////////
// //
// RF6000 CONFIGURATION: //
// I- Iso-comm position assignment //
// II- RF6000 QDC to QHSU connection (Direct or Multiplexed) //
// III- SMIQ to QHSU (I/Q) connections //
// //
// //
// Assign two consecutive Iso-comm positions from the //
// "MAINFRAME CARD CAGE" group to the RF6000 resources. //
// //
// Iso-comm assignment Example: //
// //
// Iso-comm base Resource \ires88 \RF6-SRC //
// Iso-comm base Resource \ires89 \RF6-MEAS //
// //
// //
// DIRECT QDC-QHSU CONNECTION EXAMPLE: //
// //
// rf6 qdc to qhsu connection \rf6qdc-0_0 \qhsu-rf0 //
// rf6 qdc to qhsu connection \rf6qdc-0_1 \qhsu-rf1 //
// rf6 qdc to qhsu connection \rf6qdc-0_2 \qhsu-rf2 //
// rf6 qdc to qhsu connection \rf6qdc-0_3 \qhsu-rf3 //
// //
// rf6 qdc to qhsu connection \rf6qdc-1_0 \qhsu-rf4 //
// rf6 qdc to qhsu connection \rf6qdc-1_1 \qhsu-rf5 //
// rf6 qdc to qhsu connection \rf6qdc-1_2 \qhsu-rf6 //
// rf6 qdc to qhsu connection \rf6qdc-1_3 \qhsu-rf7 //
// //
// MUXED QDC-QHSU CONNECTION EXAMPLE: //
// //
// rf6 qdc to qhsu connection \rf6qdc-mux-0_0 \qhsu-rf0 //
// rf6 qdc to qhsu connection \rf6qdc-mux-0_1 \qhsu-rf1 //
// rf6 qdc to qhsu connection \rf6qdc-mux-0_2 \qhsu-rf2 //
// rf6 qdc to qhsu connection \rf6qdc-mux-0_3 \qhsu-rf3 //
// //
// rf6 qdc to qhsu connection \rf6qdc-mux-1_0 \qhsu-rf0 //
// rf6 qdc to qhsu connection \rf6qdc-mux-1_1 \qhsu-rf1 //
// rf6 qdc to qhsu connection \rf6qdc-mux-1_2 \qhsu-rf2 //
// rf6 qdc to qhsu connection \rf6qdc-mux-1_3 \qhsu-rf3 //
// //
// //
// SMIQ QHSU (I/Q) CONNECTION EXAMPLE: //
// rf6 iq to qhsu connection \rf6src-0_I \qhsu0 //
// rf6 iq to qhsu connection \rf6src-0_Q \qhsu1 //
// rf6 iq to qhsu connection \rf6src-1_I \qhsu2 //
// rf6 iq to qhsu connection \rf6src-1_Q \qhsu3 //
// //
//////////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////////
// //
// GPIB mapping syntax: //
// //
// Place here the GPIB addresses versus system resource mapping //
// //
// Valid GPIB addresses : gpib-0 to gpib-30 //
// Valid resource keywords are: //
// RS0, RS1, RS2, LO //
// //
// Example: //
// //
// GPIB Address /gpib-28 /RS2 //
// //
// Please consult ets\inc\gpib500d.h to avoid gpib address conflicts //
// //
// The following table shows the proper RF connections: //
// RS0 -> SRC#0 //
// RS1 -> SRC#1 //
// RS2 -> SRC#2/TS PORT //
// LO -> LO //
//////////////////////////////////////////////////////////////////////////////
GPIB Address \gpib-28 \
//////////////////////////////////////////////////////////////////////////////
// //
// REFCLK GPIB mapping syntax: //
// //
// Place here the type-model and GPIB addresses versus REFCLK system //
// resource mapping. //
// //
// Valid types: PTS-040, PTS-120, PTS-160, PTS-250, PTS-500, PTS-620 //
// PTS1000 //
// Valid GPIB addresses : gpib-0 to gpib-30 //
// Valid resource keywords are: //
// RCLK0, RCLK1 , RCLK2, RCLK3 //
// //
// Example: //
// //
// GPIB Address \gpib-24 \RCLK0 PTS-160 //
// //
// Please consult ets\inc\gpib500d.h to avoid gpib address conflicts //
// //
//////////////////////////////////////////////////////////////////////////////
GPIB Address \gpib-24 \
//////////////////////////////////////////////////////////////////////////////
// DPS Emulation syntax: //
// //
// This section allows the user to use either an SPU-100 or an FSS to //
// emulate a DPS in an application (without re-compiling the app). //
// Place the logical (mapped) iso-comm position number of either the //
// SPU-100 or the FSS2000 in the 'pos' field of the line corresponding to //
// the specific DPS Power Supply. The utilities will figure out which //
// resource is actually at the position number. //
// A translator board does need to be in place in order to physically //
// route the FSS or SPU-100 to the DPS Power Supply pins. //
// //
// Example: The SPU-100 in position 23 will emulate the DPS Power Supply 1 //
// //
// DPS Power Supply 1 \dpsps1 \pos23 //
// //
//////////////////////////////////////////////////////////////////////////////
DPS Power Supply 0 \dpsps0 \
DPS Power Supply 1 \dpsps1 \
DPS Power Supply 2 \dpsps2 \
DPS Load Power Supply 0 \dpsldps0 \
DPS Load Power Supply 1 \dpsldps1 \
//////////////////////////////////////////////////////////////////////////////
// //
// Iso-comm connections to the 'Iso-comm Via FR Bus' Board //
// //
// Place the logical position numbers of the Iso-comm channels connected //
// to the IVFR board in the 'pos' fields below. //
// //
// If these lines are missing or ALL 'pos' fields are left blank, the //
// IVFR board will not be used even though it may be present. //
// //
// Example: //
// //
// IVFR Section #0 \ivfr0 \pos<num> //
// //
// where: <num> is the logical icom position, 0 to 255 connect
TERADYNE/EAGLE ETS 364是一款高端的最终测试设备,为大批量制造环境提供了灵活性、准确性和可靠性。它旨在提供自动缺陷筛选、测试诊断、产量分析和资源管理。EAGLE ETS364是制造商希望在最终测试过程中提高产量和降低成本的理想解决方桉。TERADYNE ETS-364设计用于测试从离散组件到复杂系统的各种设备。其灵活的体系结构允许广泛的测试策略,包括嵌入式诊断、在线测试部署和动态重新配置功能。它完全符合IEEE 1149.1和1149.4测试标准,支持自动电路内测试和JTAG测试设备特性。TERADYNE ETS 364提供了一个高级诊断库,该库具有高级算法和参数,旨在检测一系列设备性能异常。该系统配备了强大的测试分析工具,提供图形测试结果分析、综合统计报告和可导出数据。该单元提供端到端制造支持,从设置和测试执行到缺陷诊断和修复。除了强大的测试功能外,ETS-364还提供高速数据采集和数字刺激应用。其先进的信号处理技术大大缩短了总测试时间,从而实现了快速、高效的生产周期。它还为各种设备和操作系统提供多种API和"即插即用"硬件支持。对于希望提高测试产量和降低最终测试机成本的制造商来说,ETS364是一个可靠且经济高效的解决方桉。它的高级诊断库、测试分析工具和数据采集功能在单个平台中提供了完整的设备测试功能。该工具易于集成到现有系统中,并且能够在不同的设备上快速运行各种测试。对于希望改进测试策略和缩短上市时间的制造商来说,ETS 364是一个理想的解决方桉。
还没有评论